

Design of a low power, high speed double tail comparator

Aakash.S, Anisha.A, Jaswanth Das G, Abhiram T, Anita J.P

Department of Electronics and Communication Engineering
Amrita School of Engineering, Coimbatore
Amrita VishwaVidyaapeetham
Amrita University, India
jp_anita@cb.amrita.edu, aakash.harish2009@gmail.com

Abstract—In the fast moving digital world, it becomes imperative to constantly come up with innovation in digitization. The analog to digital converter is the second most widely used device in the world of electronic circuits. ADCs are composed of dynamic comparators. To overcome the challenges faced due to the digital change, improved versions of the conventional comparator design for high-speed functioning and low power consumption has been proposed. Area is another main factor when keeping in mind the design of these dynamic comparators. 180 nm CMOS technology and a constant supply voltage of 0.8V have been used. A conventional double tail comparator has been designed by adding transistors without hindering the functionality. This provides faster, more efficient modification of the comparator design. A new design for a dynamic regenerative double-tail comparator has been proposed which uses clock-gating techniques. This further reduces the power consumption and provides higher speed by reducing the delay time of the circuit.

Keywords—Comparator; Analog to digital converter(ADC); dynamic comparator; regenerative comparator; clock-gating.

I. INTRODUCTION

A comparator is a decision making electronic device that uses an operational amplifier having a high gain. A comparator compares an input voltage level with another voltage level or a preset voltage V_{REF} . It produces a binary output depending on which analog input voltage is larger. Dynamic regenerative comparators are used to begin with, dynamic signifies the addition of clocks to the input of the circuit design. The outputs are produced depending upon the state of the clock. Regenerative comparators are those comparators using positive feedback like a latch to compare the signals. The feedback aids in providing higher speed in the circuit.

In a comparator, when the non-inverting terminal is at a higher voltage potential than the inverting terminal, the output is pulled up to $+V_{sat}$ as shown in the Fig 1. Similarly when the inverting terminal is at a higher voltage potential than non-inverting terminal, the output is pulled down to $-V_{sat}$.

The comparators are most widely used in analog to digital converters like the flash ADC. The comparator design has a predominant influence on the overall performance of ADCs. For any comparator a low supply voltage, high speed and




Fig 1. Operational Amplifier in open loop (comparator)

small chip area is a must. Compensation on the area of the design for achieving the desired high speed and low power becomes inevitable. Hence there exists a trade-off between area and speed of the comparator.

There are three main stages in a comparator; the first stage is the pre-amplifier stage. In this stage the input signal which is fed to the comparator is being amplified. The second stage is a positive feedback stage. This is mainly used to identify the input signal which is high or low. The final stage is the decision making stage and an output buffer stage. Here the main purpose of buffer is to amplify the information which is obtained and produce a digital signal as its output. Designing a comparator is done by considering input common mode range, power dissipation, propagation delay and area of the entire chip.

The implementation of comparators with 4 stages and integrated inductors was done. This used a 10GHz 4-stage comparator in 0.11 μ m/1.2V CMOS, which was used to obtain every 4th bit of the data stream. With supply voltage being 1V at the input side, a bit error rate of $< 10^{-12}$ was achieved [3]. The comparators are used under very low supply voltages

with help of supply boosting techniques which are based on the usage of static, dynamic and switched voltage sources [4].

The circuit in [3][4] was further modified and the delay time of the comparator was measured with the help of an additional on-chip circuit and the delay time variation of the comparator was found to be $\sigma \approx 11\text{ps}$ [5].

In [2][3][5] additional circuit has been added to the comparator so as to improve its speed under very low supply voltages. The modified comparator in [2] works under a low supply voltage of 0.5V thereby consuming only $18\mu\text{W}$ power. Even though the approach is effective the mismatch of components in the added circuit on performance needs to be taken into account.

The structure of double-tail comparator which was proposed in [9] is actually based on designing with two stages. The input and the cross coupled stages which are separated. Due to this separation the comparator is able to perform at much faster rate over a variety of common-mode voltage and a wide range of supply voltage [9]. In the paper, an elaborated analysis on delay, area and power of dynamic comparators has been presented for numerous architectures.

According to the double-tail structure which is put forward in [9], a very new dynamic comparator was presented, which do not need a high input voltage or stacking of too many transistors as that in the existing literature. Just by adding very few minimum size transistors to the original double-tail comparator structure, the latch delay time was observed to be reduced drastically. Another added advantage to this modification is that a reasonable amount of power is saved when compared to the conventional comparator and double tail comparator.

In this paper, four designs for a comparator are presented. The conventional comparator, double-tail comparator and modified double tail comparator and an enhanced double tail comparator using clock-gating technique. In conclusion a comparison of the performances of all four designs is done and the power, delay and area are analyzed.

II. CLOCKED REGENERATIVE COMPARATOR

Comparators play a vital role in analog to digital conversion; hence having a high-speed comparator is crucial. Here regenerative comparator provides a helping hand in this case, as these comparators have strong positive feedback. In this paper a brief analysis on power, area and delay is done for the comparator, double tail, modified double tail and proposed design, which uses clock-gating technique to reduce the power consumption.




Fig 2. Conventional Comparator

A. Conventional comparator

A typical comparator circuit has a TAIL MOSFET and two back to back inverters that operates like a latch. The schematic design for the conventional comparator is shown in Fig 2[1].

The comparator circuit works with the supply voltage of 0.8V and the technology used is 180nm CMOS technology. Initially when the $\text{clk}=0$, the TAIL MOSFET is OFF so OUTP and OUTN are charged to V_{DD} . When the clock becomes 1, it turns ON the TAIL MOSFET, depending upon the input. If $\text{INP} > \text{INN}$, OUTP discharges at much higher rate than OUTN. Once OUTP completely discharges, it turns ON the MOSFET M5 which pulls back OUTN to V_{DD} . The same process happens when $\text{INN} > \text{INP}$. The simulation of the above schematic was performed in CADENCE VIRTUOSO IC 6.1 and their results are shown in Fig 3.

B. Double tail comparator

The major difference between a conventional and a double tail comparator is that this circuit is employed with two TAIL MOSFETs thereby providing two paths for the current to discharge. Hence reducing the delay of the circuit. This structure also has less stacking of transistors when compared to the normal comparator. The schematic for the double tail comparator is shown in Fig 4[1].




Fig 3. Transient analysis of conventional comparator




Fig 4. Double-Tail Comparator

During the initial phase (when clock=0), the TAIL1 and TAIL2 MOSFETs are in OFF condition. Due to this, MOSFETs M₃ and M₄ are turned ON which charges F_N and F_P to V_{DD}. F_N and F_P turn ON the MOSFETs M_{R1} and M_{R2}, which pull down the node OUTN and OUTP to ground, this turns ON the MOSFETs M₇ and M₈. When clk =1, MOSFETs M₃ and M₄ are in OFF condition and both the tail MOSFETs are turned ON. OUTN and OUTP are charged to V_{DD} at different rates. If INP > INN, F_N discharges at a much higher rate than F_P. During this stage, OUTN gets charged to V_{DD} at a much faster rate than OUTP. As F_N discharges at a higher rate,

it turns ON the MOSFET M_{R2} which pulls OUTP back to ground before it can reach V_{DD}. By this time OUTN gets charged to V_{DD}. This can be observed in the simulation results that are obtained from the schematic. The simulation results are shown in Fig 5.




Fig 5. Transient analysis of double-tail comparator

C. Modified double-tail comparator

The schematic of the modified double-tail comparator as is shown in Fig 6[1]. When the clk=0, i.e. during the initial phase, its operation is similar to that of a double tail comparator. During the set phase, when clk=V_{DD}, MOSFETs M₃ and M₄ are in OFF condition thus F_N and F_P start to discharge at different rates according to the input voltages. If INP > INN, F_N discharges at a much higher rate than F_P, thereby turning the MOSFET, M_{c1} ON, which pulls F_P back to V_{DD}. By this time M_{c2} is still OFF, thereby allowing F_N to discharge completely. When the control transistors either M_{c1} or M_{c2} is turned ON, it leads to the static power consumption in the circuit. To reduce the static power consumption, to the original double tail circuit we introduce the two NMOS (M_{sw1} and M_{sw2}) which act as a switch. The simulation of the above design schematic was done and the simulation results are shown in Fig 7.




Fig 6. Modified double-tail comparator




Fig 7. Transient analysis of modified double-tail comparator.

D. Proposed Method using clock-gating technique

In order to further reduce the power consumed by the modified double-tail comparator as proposed in [1], clock-gating technique has been used.

Clock gating is a technique where the clock is kept idle for certain duration of time thereby leading to zero power consumption in the circuit. In this paper, this has been achieved by adding additional logic to the circuit i.e. by compensating on the area, the power of the circuit and the delay is reduced. Here the conventional double tail circuit in [1] has been modified using a NOR gate. A NOR gate is chosen because TAIL2 MOSFET needs to be turned ON only

when F_N discharges completely. In other words F_N becomes 0. So F_N is given as one of the inputs to the NOR gate and other input is given as pulsating clock signal. Hence when both F_N and clock are zero, the output of NOR gate is high. Hence turning ON the TAIL2 MOSFET. The schematic design of the proposed circuit is as shown in Fig 8. The simulation results for the above design were obtained as shown in the Fig 9.

III. PERFORMANCE ANALYSIS

By performing a detailed analysis on power, area and delay, the results for the conventional, double tail, modified double tail and proposed comparator have been compared and the results are shown in Table 1.




Fig 8. Proposed double-tail comparator with clock gating.




Fig 9. Transient analysis of proposed double-tail comparator.

TABLE I Comparison of the four-comparator designs

Comparator Structure	Conventional	Double-tail	Modified double-tail	Proposed structure
CMOS Technology	180nm	180nm	180nm	180nm
Supply voltage	0.8V	0.8V	0.8V	0.8V
Power consumed	38.54 μ W	48.05 μ W	79.54 μ W	35.5 μ W
Time delay	41ps	37.9ps	24.5ps	5.1ps
Area occupied	51x51 μ m	52x49 μ m	70x68 μ m	78x80 μ m

IV. CONCLUSION

In the proposed paper, an elaborate and detailed analysis of four different clocked regenerative comparators, the conventional, Double-Tail, Modified Double-Tail, and proposed comparators were analyzed and simulated. Further these were compared based on Power, Chip area and Delay. The results were obtained from the simulation done using CADENCE VIRTUOSO IC 6.1 software tool in 180 nm CMOS technology. The results show us that the proposed comparator, i.e. modified based on clock-gating technique has shown a very drastic improvement in Power and Delay with a trade-off on the area occupied.

REFERENCES

- [1] Samaneh Babayan-mashhadi, And Reza Lotfi, "Analysis And Design Of A Low-voltage Low-power Double-tail Comparator", *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 22, no. 2, pp. 343–352, Feb. 2014.
- [2] B. Goll and H. Zimmermann, "A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0.65," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 56, no. 11, pp. 810–814, Nov. 2009.
- [3] B. Goll and H. Zimmermann, "A 0.12 μ m CMOS comparator requiring 0.5V at 600MHz and 1.5V at 6 GHz," in *Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers*, pp. 316–317, Feb. 2007.
- [4] B.J. Blalock, "Body-driving as a Low-Voltage Analog

Design Technique for CMOS technology," in *Proc. IEEE Southwest Symp. Mixed -Signal Design*, pp. 113–118, Feb. 2000.

[5] B. Goll and H. Zimmermann, "Low-power 600MHz comparator for 0.5 V supply voltage in 0.12 μ m CMOS," *IEEE Electron.Lett.*, vol. 43, no. 7, pp. 388–390, Mar. 2007.

[6] S. Babayan-Mashhadi and R. Lotfi, "An offset cancellation technique for comparators using body-voltage trimming," *Int. J. Analog Integr. Circuits Signal Process.*, vol. 73, no. 3, pp. 673–682, Dec. 2012.

[7] Ajay Vishwakarma, Richa Soni, Sweta Sahu & Vijay Vishwakarma, "Different Parameter Analysis of CMOS Charge Sharing Latch Comparator using 90nm Technology", *International Journal of Computer Applications*, vol. 63, no. 11, 2013.

[8] Alan Hastings. "The Art of Analog Layout", Prentice Hall, Englewood cliffs, NJ, 2001.

[9] D. Shinkel E. Mensink E. Klumperink E. van Tuijl and B. Nauta, "A double tail latch type voltage sense amplifier with 18ps Setup + Hold time", in *Proc. IEEE Int. Solid-State Circuits Conf, Dig. Tech papers*, pp. 314–315, Feb. 2007.

[10] Phillip E. Allen and Douglas R. Holberg. "CMOS Analog Circuit Design. Oxford University Press, Second edition, 2002.

[11] Navya Mohan, J.P. Anita, "A Zero Suppressed Binary Decision Diagram based test set relaxation for single and Multiple stuck-at faults" in the *International Journal of Mathematical Modelling and Numerical Optimisation* Vol. 7, No. 1, pp 83-96, 2016.